UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64237

MIG 7 Series - Timing parameter values are incorrect for certain memory parts

描述

Version Found: MIG 7 Series v2.3
Version Resolved: See (Xilinx Answer 54025)


When generating MIG 7 series targeting SODIMM MT4JSF12864HZ-1G4, the following timing parameters do not match those defined in the memory vendor data sheet for 800MT/s designs and 1066MT/s designs:

  •  tRRD
  •  tRAS

解决方案

These incorrect parameter values can cause failures in memory design and should be fixed.  

In order to resolve this issue, create a custom memory part and update the timing parameters to accurately reflect the values defined in the memory vendors data sheet.


Revision History:
04/13/2015 - Initial Release

Note: The "Version Found" column lists the version the problem was first discovered.
The problem also exists in earlier versions, but no specific testing has been performed to verify earlier versions.
This is an issues with timing parameters of the core.

 

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado N/A N/A
AR# 64237
日期 04/30/2015
状态 Active
Type 已知问题
器件
IP
的页面