UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64394

Vivado SysGen 2014.4 - The "IP Catalog" Generation fails if the option "provide clock enable clear pin" is checked

描述

In Vivado Sysgen 2014.4, when the compilation type is set to IP Catalog and the option "Provide Clock Enable Clear Pin" is checked, the generation can fail with an error similar to the following:

 

ERROR: An error occurred when creating the Vivado project.
ERROR: [Common 17-39] 'ipx::save_core' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Apr 17 10:43:29 2015...
ERROR: [IP_Flow 19-395] Problem validating against XML schema: Required attribute(s) missing libraryRefType
...

For more information please refer to 'H:/path/to/vivado.log'


Is this a known issue?
 
How can I work around this?

解决方案

This is a known issue in Sysgen 2014.4.

Please upgrade to the 2015.1 version as the issue is resolved in this release.

There is no direct work-around in Vivado 2014.4, but to avoid the issue, you can uncheck the "Provide Clock Enable Clear Pin" option.

AR# 64394
日期 05/18/2015
状态 Active
Type 综合文章
器件
  • Kintex-7
Tools
  • Vivado Design Suite - 2014.4
的页面