UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64709

JESD204 v6.1 – Migrating from 2014.4 to 2015.1 - Achieving SYNC

描述

A JESD204 design (Subclass 0/1, Tx ) which works correctly in Vivado 2014.4, might not achieve SYNC when updated from 2014.4 to 2015.1 (v6.0 -> v6.1).

Why does this occur?

解决方案

The Lanes in Use setting is changed in Vivado 2015.1, v6.1 of the JESD204 core.

For example, if 4 lanes are used, the setting is shown below:

  • 2014.4: 0b0011
  • 2015.1: 0b1111

v6.0

Lanes in Use: Allows the number of active lanes to be set for test purposes.

The Parameter range is 1 to N, where N is the number of lanes supported by the generated core.

Program the register with required value minus 1. 

Lanes 0 to X are active if a value of X is programmed (assuming X < N-1).


For example, for three active lanes (lanes 0 to 2 active), 0x02 is programmed.


v6.1

Lanes in Use: Allows the number of active lanes to be set for test purposes.

Each bit corresponds to a single lane. When set to "1", the lane is active.

Lanes 0 to X are active if bits 0 to X - 1 are set to 1.


For example, for three active lanes (lanes 0 to 2 active), 0x07 is programmed. 

But if you want lane 2 and 0 active, program 0x05.

AR# 64709
日期 09/01/2015
状态 Active
Type 综合文章
器件
Tools
IP
的页面