AR# 64784

UltraScale DDR4 - false DRC MIG-32# errors detected for sys_clk_p/n

描述

Version Found: DDR4 v7.0

Version Resolved: See (Xilinx Answer 69035)

Under some circumstances, the following false DRC errors might be reported when running "report_drc" on a synthesized checkpoint:

MIG-32#1 Error
Auto Assignment
[c0_sys_clk_p, c0_sys_clk_n] Unable to find the required number (%STR) of consecutive empty bank(s) to auto place all the memory bytes.
Related violations: <none>
MIG-32#2 Error
Auto Assignment
[c0_sys_clk_p, c0_sys_clk_n] Unable to find the required number (%STR) of consecutive empty bank(s) to auto place all the memory bytes.
Related violations: <none>
MIG-32#3 Error
Auto Assignment
[c0_sys_clk_p, c0_sys_clk_n] Unable to find the required number (%STR) of consecutive empty bank(s) to auto place all the memory bytes.
Related violations: <none>

解决方案

If it is determined these error messages are false, then they can be safely ignored by changing the message SEVERITY to a warning instead of an error.

Tcl Syntax:

set_property SEVERITY {Warning} [get_drc_checks MIG-32]

Revision History:

06/30/2015 - Initial Release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
69035 UltraScale/UltraScale+ DDR4 - Release Notes and Known Issues N/A N/A
AR# 64784
日期 01/02/2018
状态 Active
Type 已知问题
器件
Tools More Less
IP