UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65355

MIG 7 series - IP OOC synthesis run goes out-of-date when "Validate Design" is run on the block design

描述

Version Found: MIG 7 Series v2.3 Rev2

Version Resolved: See (Xilinx Answer 54025)

A MIG IP OOC Synthesis run goes out-of-date when validation is run on the block design containing it.

解决方案

The MIG OOC Synthesis need not be re-run, it can be forced up-to-date from the "Design runs" window as shown below.


Revision History

10/06/2014 - Initial Release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado N/A N/A
AR# 65355
日期 03/20/2017
状态 Active
Type 综合文章
器件
Tools
IP
的页面