We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66069

2015.4 Partial Reconfiguration Controller v1.0 core Known Issue - Clearing Bitstream on Address0, but it always reads from address1.


When PRC is used for an UltraScale device and Clearing Bitstream is set at address0, it always reads from address1.


Version Found: 2015.3

Version Resolved: TBD

A work-around is to program the PRC in the netlist.

The correct values can be set there using set_rm_bs_index and set_rm_clearing_bs_index.

For example:

set tmp [get_rm_bs_index]

# Store the current partial BS address

set_rm_bs_index [get_rm_clearing_bs_index]

# Swap the partial and clearing addresses

set_rm_bs_index $tmp

AR# 66069
日期 03/25/2016
状态 Archive
Type 已知问题
  • Vivado Design Suite - 2015.3
  • Vivado Design Suite - 2015.4