You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
FPGA Express 2.x,3.x: Express hangs while checking syntax (Abort at 1704)
Keywords: FPGA Express, hang, syntax, Foundation
When attempting to check syntax of a HDL design in Foundation or in standalone
FPGA Express, the software hangs. No error message is reported, and the machine has
to be rebooted.
Sometimes, the following error message is reported:
Synopsys Internal Error: Abort at 1704
Check to see if the application DDP32 is running. If so, then it must be stopped before
using Express. The DDP32 application is a virus protection application that has a conflict with