We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66139

10G Ethernet PCS/PMA - 10GBASE-KR - UltraScale - TXOUTCLK frequency will change between normal operation and AN/LT and should not be shared between multiple cores


When using the UltraScale 10GBASE-KR core, TXOUTCLK changes frequency and should not be shared between multiple cores.

The GT is initially configuration to have the asynchronous gearbox disabled and TXOUTCLK of 322Mhz. 

After training and AN complete, the core uses a DRP interface to enable the asynchronous gearbox, and TXOUTCLK is set to 312.5Mhz.

Even when AN and LT are disabled, the initial GT configuration will be set for 322Mhz TXOUTCLK out of configuration and reset.


For an UltraScale 10GBASE-KR core, each core should use its own TXOUTCLK. (PG068) will to be updated to reflect this in the 2016.1 release.

If you are using a 10GBASER or 7 Series 10GBASE-KR core, the configured TXOUTCLK frequency will not change, but care should be taken as TXOUTCLK is lost whenever the main or PMA reset is issued.

AR# 66139
日期 04/07/2016
状态 Active
Type 综合文章
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)