UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66171

Zynq-7000 SoC ZC706 Evaluation Kit - Rev 2.0 - POR calculation in schematic is not accurate

描述

The reset circuitry for the processing system of the ZC706 is described on page 15 of the ZC706 rev 2.0 schematics.

This shows C6 as a 5600 pF capacitor, and includes a note that the POR delay is 13.2 ms. Is this correct?


 

解决方案

On the ZC706 Rev 2.0, C6 does have the value 5600 pF (this can be confirmed in the Build of Materials for that revision of the kit).

The C6 POR delay calculation, however uses the value 3300 pF. 

This is incorrect. The correct calculation, using the C6 = 5600 pF is:

C6 = 5600pF, POR delay = 22.4 ms

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
51899 Zynq-7000 SoC ZC706 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 66171
日期 06/13/2018
状态 Active
Type 综合文章
Boards & Kits
的页面