UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66951

UltraScale/UltraScale+ Memory IP - WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check

描述

Version Found: DDR4 v2.0, DDR3 v1.2, RLDRAM v1.2, QDRII+ v1.2, QDRIV v1.1

Version Resolved: See (Xilinx Answer 58435)

When running report_drc the following warning message might be seen:

WARNING: [DRC 23-20] Rule violation (PDCN-1569)
PDCN #1 Warning Used physical LUT pin 'A3' of cell u_ddr4_0_default/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/GEN4_LOOP[0].BYTESTEER_LUT6/Using_FPGA.Native/LUT5 (in u_ddr4_0_default/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/GEN4_LOOP[0].BYTESTEER_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.

解决方案

These warning messages are coming from MicroBlaze and are safe to ignore.

Revision History:

04/16/2016 - Initial Release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
58435 UltraScale/UltraScale+ Memory IP - Master Release Notes and Known Issues N/A N/A
AR# 66951
日期 01/12/2018
状态 Active
Type 已知问题
器件 More Less
Tools
IP
的页面