UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67528

How to speed up "10G/25G Ethernet Subsystem" simulation

描述

10G/25G Ethernet Subsystem logic simulation takes a long time to complete.

Is it possible to speed up the simulation?

解决方案

The SIM_SPEED_UP option can be used to change the STARTUP_TIME and other timer settings, in order to speed up simulation.

Note: this change can be made only in simulation. For a design to work in hardware, do not define SIM_SPEED_UP.

VCS

Use the vlogan option +define+SIM_SPEED_UP

ModelSim

Use the vlog option +define+SIM_SPEED_UP

IES

Use the ncvlog option +define+SIM_SPEED_UP

Vivado Simulator:

Use the xvlog option -d SIM_SPEED_UP

AR# 67528
日期 07/15/2016
状态 Active
Type 综合文章
器件
  • Virtex UltraScale
  • Kintex UltraScale
  • Kintex UltraScale+
  • Virtex UltraScale+
的页面