UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67793

MIPI CSI-2 Receiver Subsystem v2.0 (Rev. 1) - Why do I see timing failing on the video_aresetn when using two CSI-2 Receiver Subsystems with one as a master and one as a slave?

描述

Why do I see timing failures on the video_aresetn when using two CSI-2 Receiver Subsystems, with one as a master and one as a slave?

解决方案

You can work around this issue by adding the following constraints using the SCOPED_TO constraint that points to the CSI-2 Receiver Subsystem.

set_false_path -to [get_pins -hier *_reg*/CLR]
set_false_path -to [get_pins -hier *term_reg*/PRE]

This issue will be resolved in the CSI-2 Receiver Subsystem v2.1 in Vivado 2016.3.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
65242 MIPI CSI-2 接收器子系统 — Vivado 2015.3 工具及此后版本的版本说明及已知问题 N/A N/A
AR# 67793
日期 10/13/2016
状态 Active
Type 综合文章
器件
  • Zynq UltraScale+ MPSoC
IP
  • MIPI CSI-2 Receiver
的页面