UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67930

2016.2 PetaLinux Zynq UltraScale+ MPSoC GEM Clock Control needs to set for EMIO clock for RX

描述

This Answer Record covers how to update the GEM clock control register in the IOU SLCR to change GEM 0 and 1 to be EMIO clocked for RX.

解决方案

The psu_init is not writing the correct value to that register to change it to the EMIO clock.

This needs to be set in xfsl_hooks as follows:

XFsbl_Out32(0xFF180308, XFsbl_In32(0xFF180308) | 0x21);

Replace the xfsbl_hooks.c file in {PROJECT_PATH}/components/bootloader/zynqmp_fsbl/ with the version attached to this Answer record.

This patch will update the GEM clock control register in the IOU SLCR to change GEM 0 and 1 to be EMIO clocked for RX.

Rebuild the PetaLinux project and package the BOOT.bin.

{PROJECT_PATH}$ petalinux-build
{PROJECT_PATH}$ petalinux-package --boot --format BIN --fsbl images/linux/zynqmp_fsbl.elf --fpga images/linux/zcu102_hpc0_qgige_wrapper.bit --u-boot images/linux/u-boot.elf --force

附件

文件名 文件大小 File Type
xfsbl_hooks.c 3 KB C
AR# 67930
日期 10/19/2016
状态 Active
Type 综合文章
器件
  • Zynq UltraScale+ MPSoC
Tools
  • PetaLinux - 2016.1
  • PetaLinux - 2016.2
IP
  • Ethernet 1000BASE-X PCS/PMA or SGMII
Boards & Kits
  • Zynq UltraScale+ MPSoC Boards and Kits
的页面