We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6825

2.1i Timing Analyzer: TA only produces a summary report of constraints with no paths for advanced analysis.


Urgency: Standard

General Description:

When setting 'Options' -> 'Report Options...' to either 'No Limit' or 'Limit

Report To:' Timing Analyzer will only produce a 'Summary' report (there will not

be any paths shown in the report) for 'Analyze' -> 'Advanced Design'.


Workaround is to do verbose (TRCE -v 5) or unconstrainted (TRCE -e 5)

report from the command line or the Timing Analyzer GUI with the Report

Paths in Timing Constraints or Report Paths Failing Timing Constraints.

This issue has been resolved in a Service Pack for 2.1i:

AR# 6825
日期 12/01/2011
状态 Archive
Type 综合文章