You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
V2.1i COREGEN USER GUIDE, MTI, VHDL flow: 'Error xxxmyadder8.vhd(20): near "myadder8_top" expecting COMPONENT' in VHDL testbench example
Keywords: coregen, user, guide, vhdl, component
The MTI ModelSIM/VHDL simulator issues the following error on the sample
VHDL testbench file copied from the User Guide:
# ERROR: /<path_to_testbench_myadder8.vhd>(20): near "myadder8_top": expecting: COMPONENT
There is a syntax error in the example testbench file, testbench.vhd.
The END statement for the COMPONENT corresponding to the top level
design block should read,