UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 68939

Soft Error Mitigation (SEM) IP – UltraScale+ Architecture SSI VU11P and VU13P Halts during initialization

描述

In the 2017.1 release, the Soft Error Mitigation (SEM) IP does not complete initialization in VU11P and VU13P UltraScale+ family devices.

解决方案

Before initialization completes, a HLT message is reported via the UART.

If you detect the halt condition by monitoring the status_* signals, please see (Xilinx Answer 68940) for limitations associated with SSI devices.

This issue with initialization will be addressed in the next release.

AR# 68939
日期 04/19/2017
状态 Active
Type 综合文章
器件
  • Virtex UltraScale+
IP
  • Soft Error Mitigation
的页面