UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69002

LogiCORE Video Frame Buffer Write v2.0 (Rev. 1) - Why does the Video Frame Write sometimes issue a write request to the AXI-MM interface even when there is no data to write?

描述

Why does the Video Frame Write sometimes issue a write request to the AXI-MM interface even when there is no data to write?

解决方案

This is a known issue that applies to the Video Frame Buffer Write v2.0 (Rev. 1) and earlier in Vivado 2017.4 and earlier.  

This has been resolved in the Video Frame Buffer Write v2.0 (Rev. 2) and later in Vivado 2018.1 and later.


To work around this issue, you can put an AXI Data FIFO on the output of the Frame Buffer Write AXI MM Interface and set WRITE FIFO DEPTH to 512 and WRITE FIFO DELAY to ON. 

It is also recommended to configure the AXI Interconnect to Maximize Performance.


An example of this work-around can be seen in the example design which is packaged with the IP.

Information on how to generate the example design can be found in the Video Frame Buffer Product Guide (PG278) with the Video Frame Buffer v2.0 (Rev. 1) and earlier in Vivado 2017.4 and earlier.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
68765 LogiCORE Video Frame Buffer Write - Release Notes and Known Issues for the Vivado 2017.1 tool and later versions N/A N/A
AR# 69002
日期 05/29/2018
状态 Active
Type 综合文章
IP
的页面