UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69027

JESD204 - Single Lane JESD204 Transmit Example Design simulations timing out when using QuestaSim

描述

When running a JESD204 Single Lane Transmit configuration example design using QuestaSim, a simulation time-out might occur.  

 

解决方案

This time-out scenario can be prevented by updating the Elaboration settings in Vivado Design Suite before launching the simulation.

In the Project Settings, under the Elaboration tab, add the '-noprotectopt' switch under more options.

 

g

 

This ensures that the switch is added to the elaborate.do file and the simulation will run without timing out.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
65479 JESD204B - Single Lane JESD204 Transmit Example Design Simulations Timing Out When Using QuestaSim N/A N/A
AR# 69027
日期 04/26/2017
状态 Active
Type 综合文章
IP
的页面