UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69233

Zynq-7000 SoC ZC706 Evaluation Kit - (UG954) v1.6 - Table 1-28 is inaccurate

描述

In (UG954) ZC706 Evaluation Board User Guide (v1.6), Table 1-28 lists the user LED connections to XC7Z045 SoC U1.

All four pins have the I/O standard LVCMOS25 associated with them, is this correct?

解决方案

In (UG954) v1.6, Table 1-28, A17 and G2 pins are in HP banks and therefore should have the associated I/O standard of LVCMOS15.

Table 1-28 will be updated in the next revision of this document.


 

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
51899 Zynq-7000 SoC ZC706 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 69233
日期 06/13/2018
状态 Active
Type 综合文章
Boards & Kits
的页面