We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69402

Virtex UltraScale Plus FPGA VCU118 ES Evaluation Kit - Board flow files need to be updated to reflect correct part


As per (DS923), for a Virtex UltraScale+ device in the -2L speed grade, when run at VCCINT = 0.72V the correct speed grade in the Vivado tools is -2LV.


The Virtex UltraScale+ FPGA VCU118 ES Evaluation Kit has a -2L part on board, with VCCINT set to 0.72V.

The VCU118 ES Board flow files for 2017.1 and 2017.2 need to be edited to reflect this.


The Virtex UltraScale+ FPGA VCU118 ES Evaluation Kit has a -2L part on board with VCCINT = 0.72V.

In the VCU118 ES board flow files (in Vivado 2017.1 and 2017.2) the part is set to the -2L speed grade.

The following changes need to be made to update this to a -2LV part:



This ensures the correct part is selected and that the appropriate speed grade files are used when targeting the VCU118.

The flow files have been corrected in Vivado 2017.3 to reflect this.

The Virtex UltraScale+ VCU118 Evaluation Kit (production) has the -2L part on board.



Answer Number 问答标题 问题版本 已解决问题的版本
68268 Virtex UltraScale+ FPGA VCU118 开发套件 — 已知问题及版本说明主要答复记录 N/A N/A
AR# 69402
日期 11/07/2017
状态 Active
Type 综合文章
Boards & Kits