We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6947

1.5isp2 xvkdr:42 signal clock (clk2x) is driving pin in of u4 (bufg)


keywords: CLKDLL, xvkdr, 42

Urgency: Standard

When doing offchip synchronization using the CLKDLL multiple outputs can be used in the circuit. App Note 132 shows an example in Figure 11.


If multiple outputs from this clkdll need to be used multiple CLKDLL need to be instantiated as seen in the app note. Another output can be used though on the second clkdll.
AR# 6947
日期 04/10/2000
状态 Archive
Type 综合文章