When implementing the MIPI D-PHY v3.1 IP (Rev. 1) (Transmitter side) for 7 Series with the OBUFTDS option enabled, why do we observe some signal overshoot during HS-->LP mode transmission?
This overshoot does not seem to affect the receiver side behavior (no error flag is triggered) but the output signal level might violate the MIPI D-PHY specification.
This issue occurs in the MIPI D-PHY (Transmitter side) for 7 Series generated from:
This issue occurs in the MIPI D-PHY for 7 Series, but only when generated with the OBUFTDS option enabled for the MIPI D-PHY TX configuration.
Users should update to the latest version of the IP available.
|PowerPoint Presentation||377 KB|