UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 70146

Virtex UltraScale+ FPGA VCU118 Evaluation Kit - Quick Start Guide update for revision 2.x of the board

描述

The Virtex UltraScale+ FPGA VCU118 Evaluation Kit Quick Start Guide (XTP453) includes steps to run the built-in self-test configuration file which is stored in onboard memory.

How does the setup differ between rev 1.x and rev 2.x of the VCU118?

解决方案

  • Revision 1.x of the VCU118 uses the Byte Peripheral Interface (BPI) flash memory to store the built-in self-test.
  • Revision 2.x of the VCU118 uses the Quad Serial Peripheral Interface (QSPI) flash memory to store the built-in self-test.

Depending on what revision of the kit is being used, the configuration mode DIP switch (SW16) needs to be set up to correctly load the BIST at power-up.

The revision of the VCU118 is clearly marked on the silkscreen of the board. Once confirmed, use the following table to set SW16:


 

(XTP453) the VCU118 Evaluation Kit Quick Start Guide, has been updated to include this information.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
68268 Virtex UltraScale+ FPGA VCU118 开发套件 — 已知问题及版本说明主要答复记录 N/A N/A
AR# 70146
日期 11/14/2017
状态 Active
Type 综合文章
Boards & Kits
的页面