UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 70945

10G/25G Ethernet Subsystem - 2018.1 and earlier - Error enabling RS-FEC when using 10G/25G switching with an AXI4-Lite Interface

描述

When the using the 10G/25G Ethernet Subsystem configured for the following, there is an error in the signal connections for the RS-FEC enable:

  • 10G/25G Switching
  • RS-FEC
  • AXI4-Lite

Other configuration, without AXI4-Lite or with only 25G line rate are not affected.

解决方案

Linked below are patches for the 2017.3 and 2018.1 releases. This issue is scheduled to be fixed in Vivado 2018.2.

The 2018.1 patch also includes fixes for the following issues (The 2017.3/2017.4 versions do not have these issues):

(Xilinx Answer 71098) 10G/25G Ethernet Subsystem - 2018.1 - Synthesis error seen when using PCS Only Configuration in IP Integrator block diagram
(Xilinx Answer 71099)10G/25G Ethernet Subsystem - 2018.1 - PCS only configuration contains hardware timeout

附件

文件名 文件大小 File Type
AR70945_Vivado_2018_1_preliminary_rev2.zip 11 MB ZIP
AR70945_Vivado_2018_1_preliminary_rev1.zip 11 MB ZIP
AR# 70945
日期 05/09/2018
状态 Active
Type 综合文章
IP
的页面