UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 71012

DMA Subsystem for PCI Express (Vivado 2017.4/2018.1) - PCIe to DMA Bypass BAR size cannot be set to 32GB when 64-bit enable is selected

描述

Version Found: v4.0(Rev1) / v4.1

Version Resolved and other Known Issues: (Xilinx Answer 65443)

In Vivado 2017.4 and Vivado 2018.1, the DMA Subsystem for PCI Express IP does not allow the user to set the "PCIe to DMA Bypass Interface" BAR size setting to 32GB if 64 bit is enabled. 

It is limited to a 2GB size.

This issue was not present with this IP in Vivado 2017.3 or earlier versions. 

It is observed only when targeting the IP to non UltraScale+ devices.


This article is part of the PCI Express Solution Centre

(Xilinx Answer 34536)Xilinx Solution Center for PCI Express

解决方案

This is a known issue to be fixed in a future release of the core.

To fix the issue in Vivado 2017.4 and 2018.1, please install the respective patches provided in this answer record.

For instruction on installing the patch, please check the instructions in the 'patch_readme' directory in the attached patch file.

Revision History:

04/30/2018 - Initial Release

附件

AR# 71012
日期 04/30/2018
状态 Active
Type 已知问题
IP
  • DMA for PCI Express (PCIe) Subsystem
的页面