UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 71261

2018.2 - LogiCORE IP Video Timing Controller v6.1 (Rev. 12) - Patch Updates for the LogiCORE IP Video Timing Controller v6.1 (Rev. 12)

描述

This answer record contains patch updates for the LogiCORE IP Video Timing Controller v6.1 (Rev. 12) in Vivado 2018.2.

解决方案

Fixes:

This patch fixes an issue with the LogiCORE IP Video Timing Controller v6.1 (Rev. 12) in the Vivado 2018.2 design tools.

(Xilinx Answer 71177)Why do I fail to detect and transmit SD-SDI Interlace resolutions?


Note: Patch Revisions are cumulative. See the individual Answer Record for details on which release it is fixed in.

 

This patch will be not be needed with Vivado 2018.3 and later versions.

Patch Installation:

Install the patch as per the instructions in the included README.txt file to resolve this issue.

附件

文件名 文件大小 File Type
AR71261_Vivado_2018_2_preliminary_rev1.zip 403 KB ZIP

链接问答记录

主要问答记录

子答复记录

相关答复记录

AR# 71261
日期 08/30/2018
状态 Active
Type 已知问题
IP
的页面