UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 72355

JESD204 - 2019.1 - Architecture limitations

描述

In the 2019.1 release, some devices are either not supported or only partially supported by the JESD204 IP.

 

The following devices are partially supported by the IP. The IP and example design will generate correctly if set to use GTHE4.

However the IP does not support selecting GTYE4 when customizing the IP either from the catalog or in IP integrator.

 

Part
XQKU15P

 

The following devices are partially supported by the IP.

The IP and example design will generate correctly if set to use GTHE(3/4) or GTYE(3/4) when customizing the IP from the IP catalog.

However the IP does not support selecting GTYE(3/4) when customizing the IP in IP integrator.

Part
xcvu065
xcvu080
xcvu095
xcvu125
xcvu160
xcvu190
xcku11p
xqku15p
xczu11eg
xczu17eg
xczu19eg
xqzu11eg
xqzu19eg
xcku095

 

The following devices are partially supported by the IP.

The IP can only be used with "Shared Logic in the example design" selected and the example design will not generate.

Part
XQKU5P
XCZU39DR
XQZU29DR

 

The work-around for using these devices in Vivado 2019.1 is given below.

 

解决方案

For 2019.1, the devices listed in the tables above have limitations in terms of JESD204 IP support.

In all cases, the IP will appear as though it supports the device.

However, trying to select GTYE(3/4) will not be possible and the following actions will result in an error:

  • Attempting to generate the core with shared logic in the core selected
  • Attempting to open the example design

The work-around for the JESD204 core is as follows:

  • Generate the JESD204 core with shared logic in the example design and then generate a JESD204_PHY core with the correct GT settings.
    Connect the two cores as directed in (PG066). The example design from a supported device can also be used for reference

 

Alternatively

  • Use the JESD204C core with 8B10B encoding selected.
    In the 8B10B encoding mode, the JESD204C core is compatible with the 8B10B protocol.
    However the JESD204C core is not a drop-in replacement for the JESD204 core as it has a different register map
AR# 72355
日期 07/22/2019
状态 Active
Type 综合文章
IP
的页面