FPGA Express 3.2: Synopsys Internal Error, Abort at 219
Description
Keywords: Synopsys, FPGA Express 3.2, Internal, error, Foundation
Urgency: HOT
Description: When synthesizing a design with FPGA Express, the following error may occur:
"Abort at 219" or "Abort at 217"
解决方案
These particular errors are typically due to out of memory issues. If the design has multiple HDL modules, compile each separately to see if one in particular causes the problem.
Often, the cause is a looping construct within the HDL source. If a design contains nested or complex FOR loops or GENERATE statements, expand these constructs manually and resynthesize.
Synopsys expects to resolve these memory issues with the next full release of FPGA Express, version 4.0.