We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


AR# 7383

Virtex Configuration - How many loads can the configuration pin CCLK drive?


Urgency: Standard

General Description:

How many loads can CCLK drive? In a daisy chained application, there could be multiple PROMs and FPGAs driven by a single CCLK.


The rule of thumb is 8 loads maximum on a single CCLK. A separate driver might be necessary for more than 8 loads. In addition, the faster the configuration rate is, the greater the possibility a driver will be needed for multiple loads.

An alternative would be to break up one long configuration chain into two(or more) smaller chains so there will be multiple Masters. This will effectively reduce the load on CCLK.

AR# 7383
日期 12/15/2012
状态 Active
Type 综合文章