We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7478

4.1i XC4000E MAP - MAP cannot combine dual-port RAM with registers into the same CLB when a local set/reset signal is used.


Keywords: RAM, register, CLB, combine, dual-port, dual port

Urgency: Standard

General Description:
When distributed RAM is used to generate a dual-port RAM, if the output data signal is registered to enable synchronous reads from the RAM, MAP will not push the register into the same CLB.


If the register is using a local control signal such as CLR, MAP will be unable to combine the two into one CLB. This is because the CLR signal is brought into the CLB using one of the control signals (SR) that has already been used as the write enable in the dual-port RAM.
AR# 7478
日期 06/13/2002
状态 Archive
Type 综合文章