You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
3.1i Spartan-XL Trace (TRCE) - Input hold time using Primary Clock and IFF is non-zero even with delay
The timing values for these delays were not supplied
in the speed files. The zero hold time on the actual
silicon is guaranteed to match the value specified
in the data book.
See (Xilinx Solution 4823) for information on how to calculate the