We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7639

CPLD XPLA1 - Is there hysterisis on inputs or clock pins?


Keywords: XPLA, CoolRunner, XPLA1, input, hysterisis, clock, pins

In the XPLA1 family, is there any hysterisis on any of the input or clock pins?


The only pin that has hysterisis is the TCK (JTAG) pin, as hysterisis on input and clock pins causes undesirable delays.
AR# 7639
创建日期 08/21/2007
Last Updated 01/18/2009
状态 Archive
Type 综合文章