We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7812

FPGA Express 3.x: Address lines unconnected when SRL16 components are instantiated (FPGA-CHECK-7)


Keywords: Virtex, FPGA, Express, Foundation, SRL16, SRL16E, address, instantiate

Urgency: Standard

General Description:
When an SRL16 or SRL16E component is instantiated in a Virtex design in FPGA Express, the
following error will occur for any of the four address pins that are connected:

Warning: The net '/my_srl/addr<0>' has no load. (FPGA-CHECK-7)

If you open the schematic created by FPGA Express and push into the SRL instance, you will
see a large shift register that has no connections for the four address lines. These connections
will be left out of the final EDIF netlist.


Static length shift registers can be inferred by FPGA Express 3.3. See (Xilinx Solution 5800)
for more information about how this is done.

However, if you need a dynamic length shift register, inference is not possible. The workaround
in this case would be the same as described in (Xilinx Solution 4588); create a schematic
representation of the SRL16 component and instantiate it as a black box.
AR# 7812
日期 08/30/2001
状态 Archive
Type 综合文章