UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7948

2.1i 9500/xl Tsim- Timing model incorrect for negative edge triggered global clock signals

Description

Keywords: 9500, timing, negative, global clock

Urgency: Standard

General Description:
There is an error in the timing model such that the timing for
a negative edge triggered flip flop on the global clock net
uses the timing for a product-term clock net - thus appearing
slower than it really operates. This problem is not seen for
positive edge triggered registers.

解决方案

This is fixed in the latest 2.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates/
AR# 7948
创建日期 10/27/1999
Last Updated 08/27/2001
状态 Archive
Type 综合文章