You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
8.1i TRCE/Timing Analyzer/Constraint - Can I constrain a path (FROM:TO) through an LD latch in the IOB? (lat_d_q)
Can I set a path constraint on a continuous path through an LD latch in the IOB?
No. As the latch is considered to be combinatorial logic, the FROM:TO constraints must be set from pad-to-latch and latch-to-pad.
To enable a constraint to go through the latch, add the following line to the PCF/UCF: