UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 万物智能.
  2. 技术支持
  3. AR# 8038: 8.1i TRCE/Timing Analyzer/Constraint - Can I constrain a path (FROM:TO) through an LD latch in the IOB? (lat_d_q)

AR# 8038

8.1i TRCE/Timing Analyzer/Constraint - Can I constrain a path (FROM:TO) through an LD latch in the IOB? (lat_d_q)

描述

Can I set a path constraint on a continuous path through an LD latch in the IOB?

解决方案


No. As the latch is considered to be combinatorial logic, the FROM:TO constraints must be set from pad-to-latch and latch-to-pad.



To enable a constraint to go through the latch, add the following line to the PCF/UCF:



enable=lat_d_q;
AR# 8038
日期 11/18/2010
状态 Archive
Type 综合文章
的页面