UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8156

Virtex-E, Virtex-II, Spartan-II and Spartan-IIE - Are the internal 3-state outputs pull-up, pull-down, or high-Z?

Description

Are the internal 3-state outputs pull-up, pull-down, or floating?

解决方案

The 3-state outputs are pulled up. If none of the buffers are enabled, the output is a 1. 

 

For correct simulation results, you should use a PULLUP. The simulation model is a simple 3-state buffer and would not represent the pull-up unless it is instantiated into your design.

AR# 8156
创建日期 08/21/2007
Last Updated 05/14/2014
状态 Archive
Type 综合文章