UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8245

2.1i : 9500 : Hprep6 : Inverted global tristates do not tristate properly

Description

Keywords: 2.1i, hprep6, CPLD, 9500, tristate, global

Urgency: Standard

General Description:
I am using an inverted global tristate in my design, and although
the simulation is fine, it does not work in the hardware. The
tristate signal is never released, even though the control signal
states it should be.

解决方案

A problem has been found in the CPLD fitter and how it handles
inverted tristate controls. The conditions that cause this to occur
are:

- Must be using 9536/9572/95108
(XL not affected, the other 9500 devices not affected)

and

- Must use the positive AND negative form of the global tristate
for the entire design. If the global tristates are ALL in the
positive form OR all in the negative form, there is no problem.

The workaround is to UNCHECK under the Design Manager
Options:
Use Global Output Enable(s)

This has been fixed in 2.1i service pack 5.
AR# 8245
创建日期 12/09/1999
Last Updated 08/27/2001
状态 Archive
Type 综合文章