AR# 8398

2.1i Foundation Logic Simulator -Timing simulation of Virtex DLL fails when the input frequency is higher than 100MHz

描述

Keywords: FNDTN, Virtex, CLKDLL, timing, simulation

Urgency: Hot

General Description:
When I perform a timing simulation of a Virtex CLKDLL, the CLKDLL functions properly to a specified clock frequency, then fails to output
the correct (or any) frequency.

解决方案

This result is caused by lump sum modeling. This issue may be resolved in two ways:

1. Use a simulator that supports transport or transparent switches. This permits the small clock pulses to pass through the logic, which allows the CLKDLL to simulate correctly.

2. Set the environment variable "XIL_PP_OPTIMIZE" to true:

set XIL_PP_OPTIMIZE=1;

Then, regenerate the timing simulation files.

本答复记录是否对您有帮助？

AR# 8398
日期	09/17/2002
状态	Archive
Type	综合文章

的页面

AR# 8398

2.1i Foundation Logic Simulator -Timing simulation of Virtex DLL fails when the input frequency is higher than 100MHz

描述

解决方案

应用

产品

开发者专区

技术支持

关于 Xilinx