UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8432

Virtex-E: Can we tie Vcco to 2.5 V for LVDS, and have LVTTL inputs?

Description

Keywords: virtex, virtex-e, virtexe, lvds, voltage, lvttl, ttl, input, output, vcc, vcco, tie

Urgency: standard

General Description:

Virtex-E: Can we tie Vcco to 2.5 V for LVDS, and have LVTTL inputs?

解决方案

LVTTL input buffers require a VCCO of 3.3V and are incompatible with
the VCCO requirement for LVDS outputs which require 2.5V. The
LVCMOS2 standard requires a VCCO of 2.5V and can be used in the
same bank as LVDS outputs. The LVCMOS2 buffers are 3.3V
tolerant, but with slightly lower Vil and Vih thresholds. For most
applications the LVCMOS2 input thresholds are acceptable.
AR# 8432
创建日期 08/31/2007
Last Updated 10/01/2008
状态 Archive
Type 综合文章