UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8477

12.1 Timing/Constraint - When I use a PERIOD constraint, the path from an SRL16 to a flip-flop is not analyzed

Description

I placed a PERIOD timing constraint on the design, which is supposed to cover all paths between synchronous elements. Why are the paths from my SRL16 to flip-flops not covered during analysis?

解决方案

The path described previously is an SRLUT-to-flip-flop, which is contained in a SLICE. Therefore, this is an internal clock-to-clock path within the SLICE, and this path is not currently analyzed.

This delay is fixed and can be located in the device data sheet under "Switching Characteristics".

AR# 8477
创建日期 08/21/2007
Last Updated 12/15/2012
状态 Active
Type 综合文章