We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8616

FPGA Configuration XC4000 - Incorrect Postamble result in configuration failure (Done low, INIT high)


What happens when the postamble (0x7F) is not correct?


Since all the CRC checks have been performed already, INIT will not go low. And since the configuration is not yet complete, DONE will not go high. The device will wait in an unknown state. PROG should be toggled to reset configuration. All bitstreams contain the postamble, so this problem is extremely rare. The data would have to be incorrect in exactly the following way: the 0x7F is replaced with 0xFF. If the device never sees a zero, the device will never go past the postamble, and nothing will happen. 


If the postamble is incorrect, but does contain a zero (i.e., anything but 0xFF), the device should continue on. However, this might require more CCLKs to bring the device through the startup sequence.

AR# 8616
日期 05/14/2014
状态 Archive
Type 综合文章