UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
了解更多有关 Xilinx 加速云服务合作伙伴的信息
下载最新 Xilinx 工具
文档导航器 立即下载
社区论坛 获取技术支持
交流 - 学习 - 分享 加入 Xilinx 开发者大会
忘记 用户名或密码?
Xilinx 新用户？创建帐号
一经登录,表示您同意 Xilinx 使用条款和隐私政策。
Is it possible to extract a design (or logic equations) from a JEDEC file?
The data in the JEDEC file is encoded in a format that prevents reverse-engineering of the design (or equations).