UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
加速您的机器学习和计算机视觉算法
Xilinx 技术产品展示
Powered by Xilinx: 从自主汽车到网络安全和加速计算
文档导航器 立即下载
社区论坛 立即登录
立即下载 Xilinx Go Mobile App !
忘记 用户名或密码?
Xilinx 新用户？创建帐号
一经登录,表示您同意 Xilinx 使用条款 和 隐私政策。
Is it possible to extract a design (or logic equations) from a JEDEC file?
The data in the JEDEC file is encoded in a format that prevents reverse-engineering of the design (or equations).