You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Mentor Quicksim II - CLKDLLE functional simulation does not work
Keywords: DLLE, Clock DLL, sim, -tim, -typ
I am targeting a Virtex-II architecture and using the CLKDLLE component.
Using Quicksim II the Clock DLL is not working in Functional Simulation.
This is a known issue and development is currently looking into this.
As a workaround you can run Quicksim II in the "timing" mode to
get around this problem.
From the command line use the -tim typ option:
pld_quicksim -tim typ design_name