UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

的页面

AR# 9015

Mentor Quicksim II - CLKDLLE functional simulation does not work

Description

Keywords: DLLE, Clock DLL, sim, -tim, -typ

Urgency: Standard

General Description:
I am targeting a Virtex-II architecture and using the CLKDLLE component.
Using Quicksim II the Clock DLL is not working in Functional Simulation.

解决方案

This is a known issue and development is currently looking into this.
As a workaround you can run Quicksim II in the "timing" mode to
get around this problem.

From the command line use the -tim typ option:

pld_quicksim -tim typ design_name
AR# 9015
日期 10/01/2008
状态 Archive
Type 综合文章