UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9017

2.1i XC9500 Family Hitop - Hi805 - Multiple sites/pin locks for a single signal not allowed.

Description

Keywords: hitop, pin, lock, multiple

Urgency: Standard

General Description:
For Xilinx FPGAs, you may give the placer multiple sites to lock a single signal
to.
Example:
NET dout_reg LOC=P1,P2;

When I try this syntax for the XC9500 family, I get:
hi805 - DOUT_REG is assigned to an invalid location (P1,P2) for this
device. This will prevent this design from fitting on the current
device.

解决方案

This feature was added to Xilinx software as of 4.1i.
AR# 9017
创建日期 04/10/2000
Last Updated 09/06/2001
状态 Archive
Type 综合文章