We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9032

4.2i Foundation Simulator - Simulation Printouts: Clock signals appear duty-cycle distorted on the printout


Keywords: print, simulation, foundation, duty-cycle, distorted

Urgency: Standard

General Description:
Clock signals (or other regular signals) are distorted when I print them from the Foundation Simulator. These signals appear correctly in the waveform view (on screen) of the simulator.

However, when they are printed, the signals seem to have the wrong duty-cycle (although positive edges appear to line up correctly on a number of signals).


To work around this problem, increase the number of pages that are printed. This will decrease the scaling effect of the printout.
AR# 9032
日期 08/12/2003
状态 Archive
Type 综合文章