We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


AR# 9141

COREGEN - Performance figure is incorrectly documented as 4096 clock cycles for 1024-point FFT in a DMS configuration


Keywords: fast, fourier, transform, dual memory space, dms

The performance figure for the 1024 point FFT is incorrectly documented as 4096 clock cycles in the datasheet for the 1024-point FFT for Virtex.


The correct value is 5120 clock cycles, since an additional 1024 cycles
are needed each time you load a set of new data
AR# 9141
日期 09/10/2008
状态 Archive
Type 综合文章