You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
COREGEN - Performance figure is incorrectly documented as 4096 clock cycles for 1024-point FFT in a DMS configuration
Keywords: fast, fourier, transform, dual memory space, dms
The performance figure for the 1024 point FFT is incorrectly documented as 4096 clock cycles in the datasheet for the 1024-point FFT for Virtex.
The correct value is 5120 clock cycles, since an additional 1024 cycles
are needed each time you load a set of new data