UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9277

3.1i FPGA Editor - In a verbose report, the highlighted path in the Trace Summary does not match the information in the "array" window

Description

Keywords: FPGA, Editor, trace, TRCE, details

Urgency: Standard

General Description:
After I create a verbose report in FPGA Editor, the highlighted path in the Trace Summary does not correlate with the information that is highlighted in the "Array" window.

解决方案

Use Timing Analyzer or TRCE from the command line to create a more accurate timing report.

This will be fixed in the next major release of the software (5.1i).
AR# 9277
创建日期 05/12/2000
Last Updated 08/15/2002
状态 Archive
Type 综合文章