You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
3.1i FPGA Editor - In a verbose report, the highlighted path in the Trace Summary does not match the information in the "array" window
Keywords: FPGA, Editor, trace, TRCE, details
After I create a verbose report in FPGA Editor, the highlighted path in the Trace Summary does not correlate with the information that is highlighted in the "Array" window.
Use Timing Analyzer or TRCE from the command line to create a more accurate timing report.
This will be fixed in the next major release of the software (5.1i).