We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9306

3.1i ECS: ERROR:NgdBuild:455 - logical net 'xxx' has multiple drivers


Keywords: Project Navigator, NGDBUILD, 467, macro

Urgency: Standard

General Description: The following Ngdbuild errors:

ERROR:NgdBuild:467 - output pad net 'xxxx' has an illegal buffer
ERROR:NgdBuild:455 - logical net 'xxx' has multiple drivers

can be caused by the following:

1- Using IO macros in an ECS schematic
2- Naming two driving nets the same name
3- Instantiating special purpose buffers (LVDS, LVPECL) and
synthesizing with FPGA Express



If the schematic contains IO macros there are two solutions:

1- Deselect the "Insert I/O" option during synthesis.
2- Replace the macros with primitives.

A complete description of each component can be found in
the Xilinx Libraries Guide - (http://support.xilinx.com/)


To determine if two nets with the same name are
driving use the DRC -> Query in ECS. Once the duplicate
name is found, change one of the net names.
AR# 9306
日期 01/16/2003
状态 Archive
Type 综合文章