We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


AR# 9350

3.1i Modular Design - In active module implementation, ngdanno with ngm (non -module) may disconnect port net


Keywords: Modular, diconnect, port

Urgency: Standard

General Description: This applies to simulation in the active module
implementation phase, using the NGM file and *not* the -module option
(that is, simulating with the top-level wrapper). If a module input port
drives a buffer, which then drives logic inside the module, ngdanno may
delete the buffer and disconnect the module internals from the net in the
top-level wrapper.

The work around is to back annotate without the NGM file.


This problem will be fixed in the first 3.1i quarterly release, currently
scheduled for August, 2000.
AR# 9350
日期 08/19/2002
状态 Archive
Type 综合文章