UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9586

Virtex/-E - How long must a reset be applied to a DLL in order to reset it?

Description

How long must a reset be applied to a DLL in order to reset it?

解决方案

A reset needs to be asserted for approximately only 2 ns.  

 

Approximately four clock cycles are needed for the delayed clocks to be flushed out of the DLL. 

 

When CLKDLL is configured with external feedback, a RESET after configuration is recommended. Please see (Xilinx Answer 14425) for more information.

链接问答记录

相关答复记录

AR# 9586
创建日期 08/21/2007
Last Updated 05/14/2014
状态 Archive
Type 综合文章